Introduction to Verification

First chapter of Applied Formal Verification

Building a device that contains hundreds of millions of transistors is a nontrivial task that requires a deliberate and consistent verification methodology to prevent design errors.